Projects Tagged ‘formal-verification’

2022

Yosys

Open-source hardware synthesis and formal verification toolchain.

2020

Proving the optimal size of 11 and 12 input sorting networks

Research project to find the optimal size of sorting networks with 11 and 12 inputs.